

~~BEST AVAILABLE COPY~~

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	GB	United Kingdom	MR	Mauritania
AU	Australia	GE	Georgia	MW	Malawi
BB	Barbados	GN	Guinea	NE	Niger
BE	Belgium	GR	Greece	NL	Netherlands
BF	Burkina Faso	HU	Hungary	NO	Norway
BG	Bulgaria	IE	Ireland	NZ	New Zealand
BJ	Benin	IT	Italy	PL	Poland
BR	Brazil	JP	Japan	PT	Portugal
BY	Belarus	KE	Kenya	RO	Romania
CA	Canada	KG	Kyrgyzstan	RU	Russian Federation
CF	Central African Republic	KP	Democratic People's Republic of Korea	SD	Sudan
CG	Congo	KR	Republic of Korea	SE	Sweden
CH	Switzerland	KZ	Kazakhstan	SI	Slovenia
CI	Côte d'Ivoire	LI	Liechtenstein	SK	Slovakia
CM	Cameroon	LK	Sri Lanka	SN	Senegal
CN	China	LU	Luxembourg	TD	Chad
CS	Czechoslovakia	LV	Latvia	TG	Togo
CZ	Czech Republic	MC	Monaco	TJ	Tajikistan
DE	Germany	MD	Republic of Moldova	TT	Trinidad and Tobago
DK	Denmark	MG	Madagascar	UA	Ukraine
ES	Spain	ML	Mali	US	United States of America
FI	Finland	MN	Mongolia	UZ	Uzbekistan
FR	France			VN	Viet Nam
GA	Gabon				

TITLE: CMOS IMAGING ARRAY WITH ACTIVE PIXELS

FIELD OF THE INVENTION

This invention relates to light sensing devices and, more particularly, to an imaging array having active pixel image sensors which incorporate transistors within
5 the pixels.

BACKGROUND OF THE INVENTION

Image sensing devices which operate by performing the steps of sensing incident optical radiation, converting the radiation into charge carriers, and storing the charge carriers in photosensitive material are well known in the art. The output
10 signal of the image sensing device, or pixel, originates with a transmittal of the stored charge carriers. The charge is transmitted from the pixel to processing electronics or storage media, usually by a series of bucket-brigade registers or a sequence of charge-coupled devices (CCDs). During transmission, the output signal is very susceptible to the acquisition of noise because the signal consists of charge
15 carriers. Recent work in the relevant art has addressed noise susceptibility problems, and has also sought to lower the cost of CCD-based imagers.

Noise appearing on the output signal is acquired in a number of different ways, including: excess charge generation, thermal activity in the circuit, charge carrier losses, variation among pixels, and irregularity in resetting operations. One
20 design approach to solving this problem incorporated a photodiode, a FET switch, and a charge-domain readout in the pixel. Although this did result in some commercial success, the problems related to these sources of noise have not been satisfactorily overcome.

Fabricating a CCD-based imager is relatively costly because of the number
25 of specialized manufacturing operations performed. Reducing the physical size of

an imaging pixel reduces its fabrication costs as well. But this also reduces the dynamic range of the image-sensing pixel. As the pixel size is decreased the noise level decreases, but the signal strength decreases at a faster rate than does the noise level. In turn, a reduced dynamic range places greater design requirements on the imaging system optics.

Notwithstanding the above design problems, the prevalent image acquisition technology is largely based on sensing devices utilizing CCDs for optical radiation detection. Such devices are used in various commercial image acquisition products such as camcorders and still video cameras, both of which are directed to a vast consumer market. However, when the operational characteristics and the fabrication of CCD-based electronics are considered, additional difficulties become apparent.

The operation of circuits incorporating CCDs, for example, requires that nonstandard voltages be supplied to the CCDs. This, in turn, requires a more complex power supply and distribution circuitry within the processing electronics. These requirements make more difficult the task of integrating circuits employing CCDs into an electronic system which otherwise would use only standard voltages. The need for nonstandard voltages also increases the complexity of the fabrication process.

This increased complexity of CCD-based electronics necessitates specialized manufacturing operations which usually add to the cost of producing such imagers. In contrast, solid-state devices manufactured using high-volume techniques, such as memories, logic chips, and analog processing components, are fabricated without need for the specialized manufacturing operations required for CCD-based devices. Clearly, if high-volume production techniques could be used for image sensing devices without the need for specialized operations, the cost of solid-state sensors could be reduced. To date, this has not been realized and the costly CCD-based technology remains predominant.

What is needed is a light sensing device which would make use of standard, high-volume manufacturing techniques and which would incorporate a circuit design

less susceptible to the noise-producing processes encountered in the relevant art. Preferably, such a device would incorporate circuit architecture not utilizing CCDs, and having easily-integratable components readily fabricated by utilizing low cost, commercially-available manufacturing technology.

5 It is an object of the invention to provide an imaging device in which the level of noise appearing on a signal output line is held to a minimum.

 It is a further object of the invention to provide an imaging device with an increased image-sensing dynamic range.

 It is a further object of the invention to provide an imaging device which
10 provides signal information in a mode different from the charge-collection mode of image detection.

 It is a further object of the invention to provide an imaging array which can be fabricated on a single substrate thereby minimizing the required number of processing operations.

15 It is a further object of the invention to provide an imaging array which is comprised of components which require only standard voltages for operation.

SUMMARY OF THE INVENTION

 In accordance with the present invention, the foregoing objectives are achieved by an image sensing device in which the image-detection circuit is
20 electrically isolated from the signal-sensing circuit. Charge carriers, generated by a photo-sensitive component receiving optical radiation, are collected to produce an electric field within the sensing device. The electric field is used to modify the electrical resistance of a resistive component, one end of which is held at a fixed voltage by a first voltage source. This voltage source produces an electrical signal
25 output corresponding to the amount of radiation received by the photo-sensitive component. With this configuration, the charge-collection circuit is decoupled from the signal-sensing circuit. The voltage source also serves to maintain a signal line at an essentially constant potential. The electrical signal output may be further

converted to a voltage signal by means of a current-to-voltage convertor.

Additionally, the pixel may be initialized by means of a reset feature which makes use of a second voltage source to place the photosensitive element into a depleted state.

5 In another embodiment, multiple image sensing devices are arranged in an array, comprised of rows and columns of pixels, the output electrical signals of which are sequentially routed to one or more convertors by means of row and column selectors. The selectors may be either sequential and comprised of flip-flops, or they may be multiplexing and incorporate signal decoders and
10 transmission gates. Alternatively, the output pixel signals may be converted to voltage signals prior to passing through a column selector. The invention also features a method of using a single power source to supply electrical power to more than one current-to-voltage convertor.

 CMOS technology can be used to implement the design features of the
15 inventive device. By means of an integrated process, the fabrication of active components, whether p-MOS or n-MOS, can be accomplished on the same substrate. This serves to minimize the number of processing operations required for device fabrication.

BRIEF DESCRIPTION OF THE DRAWINGS

20 The novel features that are considered characteristic of the present invention are set forth with particularity herein. The organization and method of operation of the invention, together with other object and advantages thereof, will be best understood from the following description of the illustrated embodiments when read in conjunction with the accompanying drawings wherein:

25 Fig. 1 is a schematic of an image sensing device according to the present invention;

 Fig. 2 is a schematic of an alternate embodiment of the pixel included within the image sensing device of Fig. 1;

Fig. 3 is a block diagram of an image sensing array according to the present invention in which signals are serially outputted by a current-to-voltage convertor;

Fig. 4 is a block diagram of an alternate to the embodiment of the image sensing array of Fig. 3 in which signals are outputted in parallel by two
5 current-to-voltage convertors;

Fig. 5 is a block diagram of an alternate to the embodiment of the image sensing array of Fig. 3 in which signals are converted to voltage signals prior to being outputted by a column multiplexer;

Fig. 6 is a schematic of a flip-flop as used in one embodiment of a row
10 scanner in the block diagram of Fig. 3; and,

Fig. 7 is a schematic of a pair of transmission gates as used in one embodiment of a column multiplexer in the block diagram of Fig. 3.

DETAILED DESCRIPTION OF THE INVENTION

Referring now to Fig. 1, there is shown a schematic of one embodiment of
15 the present invention. Optical radiation 12, which may, for example, correspond to a portion of an image being sensed, is incident upon an image sensing device 100. Image sensing device 100 includes a pixel 10 for receiving the optical radiation 12 and produces a current signal 28 having an amplitude which is proportional to the amount of optical radiation 12 acquired. Current signal 28 is converted into a
20 voltage signal 50 by means of a convertor 30. Electrical power for operation of both pixel 10 and convertor 30 is provided by means of a bias source 40.

Operation of an Image Sensing Device

Optical radiation 12 received by pixel 10 strikes a suitably-biased photodiode
20, or other photosensitive device, which generates charge carrier pairs in response
25 to incident radiation. The number of charge carrier pairs generated by photodiode 20 is proportional to the amount of optical radiation 12 acquired. As charge carrier pairs are generated, charge carriers of one polarity flow to a pixel ground 18, and

charge carriers of the opposite polarity flow to a charge carrier accumulating component. The accumulating component collects these charge carriers and produces an electrical field having a magnitude proportional to the total number of charge carriers accumulated. In the embodiment shown, an n-MOSFET serves as a FET accumulator 22. Positively-charged carriers (*i.e.*, "holes") flow to pixel ground 18, and negatively-charged carriers (*i.e.*, electrons) collect at a gate terminal 22g of FET accumulator 22 while charge carrier pairs are being generated by photodiode 20. This action produces an electrical field in the FET channel. In an alternative configuration (not shown), a p-MOSFET serves as a FET accumulator, the photodiode 20 is reversed from the orientation shown, the photodiode biasing voltage is reversed in polarity, and the charge carrier flows are correspondingly interchanged.

The electrical field produced by FET accumulator 22 causes a variation in the FET channel resistance. The degree to which the channel resistance varies depends upon the amount of optical radiation 12 incident on photodiode 20. This change in channel resistance, which is proportional to the amount of charge carrier pairs generated by photodiode 20, provides a measurement parameter by which the amount of radiation received by pixel 10 can be quantitatively determined over a relatively large range of illumination. In a physical embodiment, FET channel resistance, measuring less than 20K ohms with no charge present at the FET gate terminal, can increase to over 10M ohms when charge accumulation is at a maximum.

FET channel resistance is measured by applying a reference voltage 66 (V_{REF}) to the source terminal 22s of FET accumulator 22 and measuring the resulting current signal 28. Reference voltage 66 is obtained from bias source 40. In the embodiment shown, reference voltage 66 is applied to FET accumulator source terminal 22s by closing a FET select switch 16 when the resistance is to be determined. Select switch 16 is closed by applying a select pulse 26 along a select-pulse line to the select switch gate terminal 16g. When select switch 16

closes, this action completes an electrical circuit between bias source 40 and source terminal 22s of FET accumulator 22. Reference voltage 66 is present at the positive input port 34 of an operational amplifier 32 in convertor 30, and also appears at negative input port 36. With the closing of select switch 16, reference voltage 66 is applied to FET accumulator source terminal 22s. In one embodiment, the select pulse consisted of a five-volt pulse applied for approximately one μsec to the gate terminal of a FET select switch (not shown).

Current signal 28, produced by placing source terminal 22s at the potential of reference voltage 66, flows along a signal-sensing line lying between a signal sensing node 17 and pixel ground 18. During operation of pixel 10, noise produced by internal current fluctuations is present on a photocharge-integration line lying between a photocharge integration node 21 and FET accumulator gate 22g. The noise on this photocharge-integration line appears as voltage fluctuations on the signal-sensing line by means of capacitive coupling across the channel of FET accumulator 22. However, these voltage fluctuations are suppressed in the inventive device because the signal-sensing line is held at an essentially constant potential, corresponding to the reference voltage 66 potential applied to source terminal 22s of FET accumulator 22.

In an alternative embodiment, pixel 10a is comprised of photodiode 20, reset switch 14, and select switch 16 as shown in Fig. 2. An accumulator capacitor 23 is used for the collection of charge carriers and production of an electrical field. The electrical field produced by accumulator capacitor 23 causes a variation in the resistance of a FET channel 22c. The resistance of FET channel 22c is determined by applying reference voltage 66 to the FET source terminal and measuring the resultant current signal, using the same method as described for pixel 10 above.

As shown in Fig. 1, electrical power is provided to bias source 40 by means of a power source 60 which supplies both a floating bias voltage 62 (V_{dd}) and a floating low voltage 64 (V_{ss}) to bias source 40. Bias source 40 converts the bias voltage 62 and the low voltage 64 into reference voltage 66 by means of a suitable

dc-to-dc convertor circuit. The convertor may consist of a bias-voltage FET 42 and a low-voltage FET 44 as shown. In a preferred embodiment, bias voltage V_{dd} is about +5.0 volts, low voltage V_{ss} is about 0.0 volts, and reference voltage V_{REF} is about 2.5 volts. With a reference voltage of 2.5 volts applied to the source terminal of an n-MOS device, the current signal observed can vary from less than one to over 100 μ amp, which results in a correspondingly large dynamic range for image sensing device 100.

Reference voltage 66 is also the voltage source by which photodiode 20 is initialized, or placed into a depleted state, when a reset switch 14 is closed. Additionally, the application of reference voltage 66 in biasing photodiode 20 acts to initialize pixel 10 by draining charge carriers from FET accumulator 22 to pixel ground 18, thus setting the amount of charge carriers present at gate terminal 22g. A reset pulse 24 is applied along a reset-pulse line to close reset switch 14, here shown as a FET switch, and complete an electrical path between convertor 30 and pixel ground 18 through photocharge integration node 21. Reset pulse 24 has a time-voltage characteristic of sufficient magnitude to insure that charge carriers stored in FET accumulator 22 are drained and that photodiode 20 reaches a depleted state. A typical n-MOS accumulator, for example, can store a charge of from 10^4 to 10^6 electrons. This amount of charge can be drained to pixel ground 18 by a low-voltage reset pulse of duration one to ten μ sec.

Convertor 30 is comprised of operational amplifier 32 and a resistive feedback element, such as feedback FET 52, placed between an output port 38 and negative input port 36 to form a closed-loop circuit. Bias voltage 62 is applied to power operational amplifier 32 at bias-voltage terminal 46, and low voltage 64 is applied to low-voltage terminal 48. Current signal 28 appearing at negative input port 36 of operational amplifier 32 is converted into voltage signal 50 at output port 38. The value of voltage signal 50, which is proportional to the amplitude of current signal 28 flowing to pixel 10, thus corresponds to the amount of optical radiation 12 acquired by pixel 10.

If desired, an external shutter (not shown) can be used to establish an image acquisition interval by determining the period of time during which optical radiation 12 radiates pixel 10. After pixel 10 has been initialized by reset pulse 24, the external shutter is opened to begin the acquisition interval. When the desired image signal has been acquired, the external shutter is closed. The flow of photo-generated charges to FET accumulator 22 is terminated and the acquisition interval ends. Alternatively, the acquisition interval for a pixel can be established without need for an external shutter as follows. With the application of reset pulse 24, pixel 10 is initialized and an acquisition interval is begun. The subsequent application of select pulse 26, which serves to detect the radiation received by photodiode 20, provides current signal 28 to convertor 30 and effectively terminates the acquisition interval.

Operation of an Image Sensing Array

Fig. 3 shows an image sensing array 120, comprising: (i) a pixel array 80 for receiving incident radiation and outputting a current signal representative of the radiation being sensed corresponding to pixel location, (ii) a convertor 30 for converting pixel array current signals to voltage signals, (iii) a column multiplexer 70 for receiving the current signal outputs of all columns in pixel array 80 and transmitting the current from any designated array column to the convertor 30, and (iv) a row scanner 90 for applying a select pulse 26, sequentially to one row at a time, to the rows of pixels in pixel array 80.

Pixel array 80 is shown as a 16×16 array of pixels 10 for purpose of illustration and other array configurations, such as a 512×512 pixel array, can be used as well in accordance with features of the present invention. As described above, current signal 28 is produced when optical radiation strikes any pixel 10. In general, this signal varies from pixel to pixel and is proportional to that portion of a sensed image, represented by optical radiation 12, received by the particular pixel. As is understood by those skilled in the art, the electrical signal of each such pixel

needs to be read out individually if the sensed image is to be retrieved and reconstructed from the signal stream of the pixel imaging array.

Image sensing array 120 provides a method by which the electrical signal of each pixel in pixel array 80 can be accessed and read out individually. A current
5 signal 28', produced by a pixel 10' in pixel array 80, is obtained by the following method. Row scanner 90 serves to provide an electrical path between a scanner input line 99 and any one of the row output lines 27 between row scanner 90 and pixel array 80. In the example provided, row output line 27' has been designated because it runs to the row in which pixel 10' is located. A select pulse 26 is then
10 applied to row output line 27' by way of scanner input line 99 and row scanner 90. This action closes the select switch of each pixel 10 in the designated row, including pixel 10', and completes an electrical path between column multiplexer 70 and source terminal of each pixel FET accumulator in the row selected by scanner 90.

The function of column multiplexer 70 is to complete an electrical path
15 between convertor 30 and the column in which a designated pixel, such as pixel 10', is located. This action by column multiplexer 70, coupled with the closing of the select switch in pixel 10', causes reference voltage 66 to be applied to the source terminal of the accumulator of pixel 10', in the manner as was described above for the image sensing device 100 of Fig. 1. When reference voltage 66 is thus applied to
20 pixel 10', current signal 28' appears on multiplexer output line 76 between column multiplexer 70 and convertor 30. The conversion of current signal 28' into voltage signal 50 is performed before the current signal from the next pixel is received by convertor 30. This process is continued until the current signal for each pixel in the selected row has been accessed and read out.

25 Subsequently, a successive select pulse 26 is transmitted along scanner input line 99, through row scanner 90, and to another output, such as row output line 27". Each pixel in the newly-selected row is accessed and a current signal is read out in the same manner as was done for the previous row. Each pixel row is thus accessed,

in any convenient sequence, until all the pixels in pixel array 80 have been read out. For example, first row 91 can be read out before second row 92.

In a preferred embodiment, row scanner 90 includes a D flip-flop for each row contained in pixel array 80. The D flip-flops are implemented in accordance with standard digital methods using transmission gates and invertors. For example, each row flip-flop can include a first input line running from the output of a D flip-flop in another row (*e.g.*, the previous row). A second input line can serve as a clock input, with the select pulse 26 serving as the clock pulse. This configuration provides for a method of addressing each row of pixel array 80 in turn and requires only the single scanner input line 99 and select pulse 26 for operation. One embodiment of row scanner 90 is provided in Fig. 6. Pulse 26 is provided to the 'Clk' ports of a plurality of D flip-flops, such as D flip-flops 95, 95', and 95'', by means of scanner input line 99. The 'D' port of each flip-flop is connected to the output 'Q' port of the flip-flop corresponding to the preceding row. Thus, when flip-flop 95'' sends a signal pulse along row output line 27'', flip-flop 95' is also thereby set. When a subsequent pulse 26 is input on scanner input line 99, flip-flop 95' will, in turn, send a signal pulse along row output line 27' and set the flip-flop corresponding to the next row in sequence.

Using methods well-known in the art, column multiplexer 70 may be comprised of a series of transmission gates with one pair of transmission gates for each array column to which the column multiplexer is connected. The operation of the transmission gates themselves may be controlled by a column digital signal decoder 78. Column signal decoder 78 may receive column select pulses 72 on decoder input line 97 and sends out column control signals on column-select control lines 74. This operation is more clearly illustrated in Fig. 7, in which a column control signal 71 is applied to the gate 75g of a transmission gate n-MOSFET 75, and a column control complement signal 73 is applied to the gate 79g of a transmission gate p-MOSFET 79. Incoming current signal 28' is applied to one of the commonly-connected ends of MOSFETs 75 and 79. When column control

signal 71 comprises a logic '1,' both n-MOSFET 75 and p-MOSFET 79 switch to an "on" state and transmit current signal 28' to multiplexer output line 76. When column control signal 71 changes state to a logic '0,' both n-MOSFET 75 and p-MOSFET 79 switch to an "off" state and do not transmit incoming current signal 28'. Each column of pixel array 80 in Fig. 3 is thus separately addressable, and addressable in any sequence.

In a typical imaging operation, the whole of pixel array 80 is irradiated whether imaging is being performed for still images or for video recording. The operation begins with an application of a reset pulse to each pixel in pixel array 80. In the embodiment shown, the reset-pulse line of each pixel in a first pixel column 82a is connected to a first reset line 84a. The resetting of the pixels in the first pixel column 82a is accomplished by temporarily closing a first column reset switch 86a, which causes the reset switch in each pixel of first pixel column 82a to close. This action applies reference voltage 66 to the photodiode terminal of each pixel in first pixel column 82a and initializes the corresponding pixel as described above in conjunction with Fig. 1. A second pixel column 82b is reset when a second column reset switch 86b is closed to apply reference voltage 66 to each pixel in second pixel column 82b by way of second reset line 84b. The remaining pixel columns in pixel array 80 are reset in a similar manner. Alternatively, resetting can be done in groups of columns rather than singly. In a preferred embodiment, each column reset switch is ganged with the other column reset switches to produce a global reset capability, by which all array columns are reset upon application of a global reset pulse 124.

One alternative embodiment, shown in Fig. 4, provides for a parallel processing capability. Image sensing array 220 includes two convertors 230a and 230b, each used for converting the current signal on multiplexer output line 276a, from column multiplexer 270a, and on multiplexer output line 276b, from multiplexer 270b. With this configuration, the rate of signal output is approximately doubled from the signal output rate of the configuration, such as that shown in Fig.

1, in which only one convertor 30 is used. Note that only one bias source 240 is required to supply power to both convertors 230a and 230b.

This embodiment also includes a row digital signal decoder 298 and a row multiplexer 290 for row selection, instead of a scanner such as the scanner 90 of Fig. 3. This feature allows the accessing of pixel rows in sequence, or in another order as desired. A configuration having multiplexers for both pixel rows and pixel columns is useful in applications such as image processing where access to selected pixels, or groups of pixels, in pixel array 80 is necessary. Image sensing array 220 also includes a global reset line 284 by which a global reset pulse may be inputted.

Alternatively, the column multiplexers 270a and 270b can be replaced by one or more column scanners by which pixel array columns could be accessed in a manner similar to the accessing of rows with the row scanner 90 of Fig. 3. Fig. 5 shows such a configuration, having a series of convertors 330a through 330b, one for the output of each column in an image sensing array 320. Although convertors 330a through 330b are shown as being powered by two bias sources 340a and 340b, the number of bias sources used can be larger as design considerations require.

In this embodiment, current signals are converted into voltage signals before passing through an outputting device such as a sequencer or a multiplexer. Current signal 28 flows along a column output line 376 to be converted into a voltage signal 50 on convertor output line 377. Voltage signal 50 is available as one of many voltage signal inputs to a column scanner 370. Column scanner 370 performs the function of selecting one input voltage signal at a time to output as voltage signal 50'.

A reset line 384 is provided to receive a reset pulse 324. Reset pulse 324 passes into a reset pulse distributor 386 which can be a sequencer or a multiplexer. Reset pulse distributor 386 transmits the incoming reset pulse 324 to one or more pixel array columns by way of one or more column input lines 382.

Those skilled in the art may make other changes to the described embodiments in accordance with the teachings of the invention. Therefore, the embodiments described should not be interpreted in a limiting sense.

What is claimed is:

1. An image sensing device for converting incident optical radiation into an electrical signal output corresponding to the amount of radiation acquired, said device comprising:

5 a photosensitive element for receiving the optical radiation and generating charge carriers in proportion to the quantity of radiation acquired;

charge accumulation means, for collecting the charge carriers generated by said photosensitive element whereby an electrical field is produced, the magnitude of the electrical field so produced being proportional to the quantity of charge carriers collected;

10 variable resistance means, responsive to said charge accumulation means, wherein the resistance of said variable resistance means is correlated to the magnitude of the electrical field produced by said charge accumulation means;

a signal sensing line; and

15 a reference voltage source, (i) for applying a voltage to one end of said variable resistance means via said signal-sensing line whereby a current signal output is produced, the amplitude of said current signal being proportional to the electrical resistance of said variable resistance means and (ii) for maintaining said signal-sensing line at an essentially constant potential.

2. The image sensing device of claim 1 further comprising current-to-voltage conversion means for receiving said current signal output produced by said reference voltage source and for producing a voltage signal output having a value corresponding to the amplitude of said current signal output produced
5 by said reference voltage source.

3. The image sensing device of claim 1 further comprising reset means for placing said photosensitive element into a depleted state whereby collected charge is removed from said charge accumulation means.
4. The image sensing device of claim 1 wherein said photosensitive element comprises a photodiode.
5. The image sensing device of claim 1 wherein said variable resistance means comprises the channel of a field-effect transistor.
6. The image sensing device of claim 5 wherein said charge accumulation means comprises a field-effect transistor.
7. The image sensing device of claim 5 wherein said charge accumulation means comprises a dielectric capacitor.
8. The image sensing device of claim 5 wherein said charge accumulation means comprises a diffusion capacitance.
9. The image sensing device of claim 2 wherein said current-to-voltage conversion means comprises an operational amplifier and a resistive feedback element.
10. The image sensing device of claim 3 wherein said reset means comprises an electrical reset switch, said electrical reset switch situated between said photosensitive element and said reference voltage source, whereby closing of said electrical reset switch completes an electrical circuit between said reference voltage source and said photosensitive element.

11. An image sensing array for receiving optical radiation from an image and producing an electrical signal output, said image sensing array comprising:

at least one reference voltage source,

5 a plurality of pixels, arranged in rows and columns, for receiving the optical radiation, each said pixel comprising: a) a photosensitive element for receiving the optical radiation and generating charge carriers in proportion to the quantity of radiation acquired, b) charge accumulation means for collecting said charge carriers generated by said photosensitive element whereby an electrical field is produced, the magnitude of said electrical field so produced being proportional to the quantity of
10 charge carriers collected, c) variable resistance means, responsive to said charge accumulation means, wherein the resistance of said variable resistance means is correlated to the magnitude of said electrical field produced by said charge accumulation means, d) a signal sensing line, and e) a pixel select switch, situated between said reference voltage source and said charge accumulation means for
15 closing said pixel select switch to complete an electrical circuit (i) to apply a voltage to one end of said variable resistance means and said signal-sensing line, (ii) to maintain said signal-sensing line at an essentially constant potential, and (iii) to produce an electrical signal, the amplitude of the electrical signal being proportional to the electrical resistance of said variable resistance means;

20 row select means for closing the pixel select switches of at least one selected row of said pixels; and

column select means for receiving the electrical signals produced by said pixels and for outputting the electrical signal produced in at least one selected column of said pixels.

12. The image sensing array of claim 11 further comprising at least one current-to-voltage conversion means for receiving the electrical signal produced in at least one of said pixels upon closing of a corresponding said pixel select switch and

for producing a voltage signal having a value corresponding to the amplitude of the
5 electrical signal.

13. The image sensing array of claim 11 further comprising reset means,
for placing said photosensitive elements into a depleted state.

14. The image sensing array of claim 11 wherein said photosensitive
element comprises a photodiode.

15. The image sensing array of claim 11 wherein said variable resistance
means comprises the channel of a field-effect transistor.

16. The image sensing array of claim 15 wherein said charge
accumulation means comprises a field-effect transistor.

17. The image sensing array of claim 15 wherein said charge
accumulation means comprises a dielectric capacitor.

18. The image sensing array of claim 15 wherein said charge
accumulation means comprises a diffusion capacitance.

19. The image sensing array of claim 12 wherein said current-to-voltage
conversion means comprises an operational amplifier and a resistive feedback
element.

20. The image sensing array of claim 13 wherein said reset means
comprises at least one electrical reset switch, said electrical reset switch situated
between one said photosensitive element and one said reference voltage source,

whereby closing of said electrical reset switch completes an electrical circuit
5 between said reference voltage source and said photosensitive element.

21. The image sensing array of claim 11 wherein said row select means comprises a flip-flop for each row of said pixels in said image sensing array.

22. The image sensing array of claim 11 wherein said column select means comprises a pair of transmission gates for each column of said pixels in said image sensing array.

23. An image-sensing array for receiving optical radiation from an image and producing an electrical signal output, comprising:

at least one reference voltage source,

a plurality of pixels, arranged in rows and columns, for receiving the optical
5 radiation, each said pixel comprising: a) a photodiode for receiving the optical radiation and generating charge carriers in proportion to the quantity of radiation acquired, b) charge accumulation means for collecting the charge carriers generated by said photodiode whereby an electrical field is produced, the magnitude of said electrical field so produced being proportional to the quantity of charge carriers
10 collected, c) variable resistance means, responsive to said charge accumulation means, so that the resistance of said variable resistance means is correlated to the magnitude of the electrical field produced by said charge accumulation means, d) a signal sensing line, and e) a pixel select switch, situated between said reference voltage source and said charge accumulation means, so that closing of said pixel
15 select switch completes an electrical circuit (i) to apply a voltage to one end of said variable resistance means via said signal-sensing line, (ii) to maintain said signal-sensing line at an essentially constant potential, and (iii) to produce an electrical signal, the amplitude of the electrical signal being proportional to the electrical resistance of said variable resistance means;

20 row select means for closing the pixel select switches of at least one selected row of said pixels;

column select means for receiving the electrical signals produced by said pixels and for outputting the electrical signal produced in at least one selected column of said pixels;

25 at least one current-to-voltage conversion means for receiving the electrical signal produced in at least one of said pixels upon closing of a corresponding said pixel select switch and for producing a voltage signal having a value corresponding to the amplitude of the electrical signal; and

reset means, for placing said photodiodes into a depleted state.

24. The image sensing array of claim 23 wherein said variable resistance means comprises the channel of a field-effect transistor.

25. The image sensing array of claim 24 wherein said charge accumulation means comprises a field-effect transistor.

26. The image sensing array of claim 24 wherein said charge accumulation means comprises a dielectric capacitor.

27. The image sensing array of claim 24 wherein said charge accumulation means comprises a diffusion capacitance.

28. A method for converting optical radiation into an electrical signal corresponding to the amount of radiation received, said method comprising the steps of:

5 generating charge carriers in proportion to the amount of optical radiation received;

collecting the charge carriers generated;

producing an electrical field, the magnitude of the electrical field so produced being proportional to the quantity of charge carriers collected;

providing an electrical resistance proportional to the magnitude of the
10 electrical field produced; and

producing an electrical signal, the magnitude of the electrical signal being proportional to the value of said electrical resistance.

29. The method of claim 28 further comprising the step of maintaining one end of said electrical resistance at an essentially constant potential prior to said step of producing an electrical signal.

30. The method of claim 29 further comprising the step of converting said electrical signal into a voltage signal having a voltage level proportional to the magnitude of said electrical signal.

31. The method of claim 28 further comprising the step of clearing collected charge carriers subsequent to said step of producing an electrical signal.





FIG. 1






FIG. 3




FIG. 4

320




FIG. 5




FIG. 6




FIG. 7

A. CLASSIFICATION OF SUBJECT MATTER

IPC 6 H04N3/15

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 6 H04N

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	EP, A, 0 046 396 (HITACHI LTD) 24 February 1982	1, 3-7, 10, 11, 13-17, 20, 21, 23-26, 28-31
Y	see page 7, line 11 - page 8, line 12; figure 3 see page 14, line 2 - line 7 --- -/--	2, 9, 12, 19



Further documents are listed in the continuation of box C.



Patent family members are listed in annex.

* Special categories of cited documents :

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

T later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

X document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

Y document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

& document member of the same patent family

Date of the actual completion of the international search

29 August 1995

Date of mailing of the international search report

07.09.95

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Montanari, M

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
P,X	SENSORS AND ACTUATORS A, vol. a44, no. 1, July 1994 LAUSANNE CH, pages 29-35, XP 000469151 N. RICQUIER ET AL. 'Random addressable CMOS image sensor for industrial applications' see page 30, left column, line 6 - line 12 see page 30, right column, line 14 - line 20; figure 1 see page 31, left column, line 4 - line 10 ---	1,4-6, 11, 14-16,28
Y	US,A,4 620 232 (TISUE J GILBERT) 28 October 1986 see column 2, line 3 - line 13; figure 2 ---	2,9,12, 19
A	EP,A,0 195 525 (ADVANCED MICRO DEVICES INC) 24 September 1986 see page 2, line 31 - line 35 ---	1,2,11, 23
A	EP,A,0 367 650 (THOMSON CSF) 9 May 1990 -----	

INTERNATIONAL SEARCH REPORT

information on patent family members

Inter. nal Application No

PCT/US 95/06214

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
EP-A-0046396	24-02-82	JP-C- 1620660	09-10-91
		JP-B- 2045395	09-10-90
		JP-A- 57038073	02-03-82
		CA-A- 1162280	14-02-84
		US-A- 4407010	27-09-83

US-A-4620232	28-10-86	JP-A- 61281683	12-12-86

EP-A-0195525	24-09-86	US-A- 4634894	06-01-87
		JP-A- 61217815	27-09-86

EP-A-0367650	09-05-90	FR-A- 2638286	27-04-90
		JP-A- 2165674	26-06-90
		US-A- 4980546	25-12-90

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ BLACK BORDERS
- ☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
- ☐ FADED TEXT OR DRAWING
- ☒ BLURRED OR ILLEGIBLE TEXT OR DRAWING
- ☐ SKEWED/SLANTED IMAGES
- ☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
- ☐ GRAY SCALE DOCUMENTS
- ☐ LINES OR MARKS ON ORIGINAL DOCUMENT
- ☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
- ☐ OTHER: _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.